A design approach using high speed microprocessors and rapid-access memory devices is suggested for a stand-alone intelligent buffer that inserts delays to compensate for sensor position errors in the sensor data stream that feeds a conventional beamformer in real-time. The Motorola 68020 and Intel 80386 32 bit high speed microprocessor chips have several attractive features for this application when used to control the insertion and removal of serial sensor data in FIFO fashion from very fast random or serial access memory chips. A block diagram is given for the system concept. A hypothetical array example is presented to illustrate data rates, processing load, and real-time capability. In phase I, OAS will determine maximum delays required for compensation and the number of angular sections to be compensated. Hardware design alternatives will be evaluated and optimum components specified. A timing sequence will be established for on-line operations, and a flow diagram for microprocessor software will be defined.
