SBIR-STTR Award

Data Acquistion Controllers and Computers that can Endure, Operate and Survive Cryogenic Temperatures
Award last edited on: 1/14/2015

Sponsored Program
SBIR
Awarding Agency
NASA : JPL
Total Award Amount
$99,655
Award Phase
1
Solicitation Topic Code
-----

Principal Investigator
Alireza Bakhshi

Company Information

B&A Engineering Systems Inc

440 South Cataract Avenue Suite H
San Dimas, CA 91773
   (909) 305-6868
   info@baengineering.com
   www.baengineering.com
Location: Single
Congr. District: 32
County: Los Angeles

Phase I

Contract Number: ----------
Start Date: ----    Completed: ----
Phase I year
2011
Phase I Amount
$99,655
Current and future NASA exploration flight missions require Avionics systems, Computers, Controllers and Data processing units that are capable of enduring extreme low temperature environments of Deep space, Lunar and Martian surfaces. With recent technological advances in Field Programmable Gate Arrays (FPGA), it has become possible and feasible to architect complete System on a Chip (SoC) using a single FPGA. Large FPGAs have increased number of gates per square inch with reduced power consumption per gate and include µProcessors with soft and hard IPs, Arithmetic modules, sizeable onboard memory and A/D included. Our proposal in particular responds to the technologies sought that enable NASA's long duration missions to low temperature and wide temperature environments. This Development is required under the technology prioritization list for Extreme Environment Technology. As outlined in this proposal we will explore innovative approaches and introduce new technologies that will enable engineers to build high-reliability and high-performance, cold capable Space and Avionics data acquisition and computers systems that are able to operate and perform in extreme cold temperature range beyond the standard military specification of -55 oC, surviving cryogenic temperatures over mission life. Proposed innovative architecture will use an existing Radiation Tolerant/Hardened FPGA technology.

Phase II

Contract Number: ----------
Start Date: ----    Completed: ----
Phase II year
----
Phase II Amount
----