Idaho Scientific presents a Risc-V based secure processor architecture that provides unique security properties complimentary to the seL4 microkernel. The work conducted under this Phase I SBIR effort will further the discipline of computer security by mitigating memory corruption vulnerabilities, enforcing strong processes separation, covering seL4's formal verification assumptions, and provide a path to close physical anti-tamper vulnerabilities.
