SBIR-STTR Award

Innovative Hardware Anti-Tamper Techniques
Award last edited on: 3/1/2007

Sponsored Program
SBIR
Awarding Agency
DOD : Army
Total Award Amount
$69,997
Award Phase
1
Solicitation Topic Code
A04-169
Principal Investigator
Michael Wiles

Company Information

SabreTel Inc

7302 Nez Perce Trace
Manor, TX 78653
   (512) 255-4794
   mike.wiles@sabretel.com
   www.sabretel.com
Location: Single
Congr. District: 35
County: Travis

Phase I

Contract Number: ----------
Start Date: ----    Completed: ----
Phase I year
2005
Phase I Amount
$69,997
SabreTel is developing an innovative embedded SecureRISC processor. The SabreTel SecureRISC Processor architecture is being developed to protect embedded application object code from being reverse engineered, detect any hacker attempts to tamper with the code, and take specific action as specified by the system designer when tampering is detected. The SecureRISC will be based on state-of-the-art computer architecture. The SabreTel SecureRISC will provide anti-tamper protection by executing AES encrypted opcodes. All object code external to the processor chip will be encrypted using the AES algorithm. Each instance of the encrypted object code will be different as a result of using the AES algorithm and a different key. Hackers will have a very difficult time reverse engineering the application code and determining in real time what the processor code is doing. Further, by executing object code in a modern cache architecture the hacker will not be able to tell what instruction in the cache is being executed by the processor. The innovative SecureRISC architecture provides three layers of security, of which without any one the embedded system is disabled: 1.) opcode encrypted application program, 2.) AES key, and 3.) hardware opcode decryption engine

Phase II

Contract Number: ----------
Start Date: ----    Completed: ----
Phase II year
----
Phase II Amount
----